Author Timothy Prickett Morgan over at the wonderful site The Register has saved us from doing a lot of work by doing some intelligence analysis of IBM’s roadmaps. Highlights include a die shrink to 32nm, 80MB shared L3 cache, cryptographic accelerator, speed bumps, POWER 8 speculation, and pretty pictures.

While all of this will allow us to run vi faster, its not all a bed of roses. The increased cache size will reduce data stalls thus reduce the effectiveness of multithreading which relies on stalls to give it time to work. You can’t have it all.

Sorry, the comment form is closed at this time.

© 2000 - 2011 penguinppc.org Suffusion theme by Sayontan Sinha